Re: adenine is up (fwd)

From: N. Leenders (nadine_at_UALBERTA.CA)
Date: 05/27/03

  • Next message: Green, Simon: "Re: Qdaemon Problem," 
    Date:         Tue, 27 May 2003 10:33:00 -0600
To: aix-l@Princeton.EDU

    Hi,
    I'm wondering how to get information similar to the following from my
    machine:

    POWER 3 Processor
        Clock speed
                                        375MHz
        FP Results/Clock
                                        4
        Peak Performance
                                        1.5 Gflops
        L1 Instruction Cache
                                        32 KB
        L1 Data Cache Line Size
                                        128 bytes
        L1 Data Cache
                                        64 KB
        L2 Cache
                                        8192 KB

    Thanks, Nadine

  • Next message: Green, Simon: "Re: Qdaemon Problem,"

    Relevant Pages

    • Cache trouble in XPS
      ... When using data cache in xilinx platform studio, ... BRAM, but when enabled for the DDR memory, faulty data is read from memory. ...
      (comp.arch.fpga)
    • Cache trouble in Xilinx XPS
      ... When using data cache in xilinx platform studio, ... BRAM, but when enabled for the DDR memory, faulty data is read from memory. ...
      (comp.arch.fpga)
    • RE: fast deep-copying of instances
      ... > i have a data cache which sits between a slow database and ... > it's used to cache data retrieved from the database. ... The latter is called to implement the deep copy operation; ...
      (comp.lang.python)
    • Re: F# performance benchmarks
      ... point unit and the data cache is wider on a 64-bit machine than on a 32-bit ... It's not just the data path between the cache and the FPU, but the data-path/bus between the cache and main memory. ... In the end its all about memory subsystem bandwidth and you get more with 64-bit machines, as well as a larger address space and wider integer operations. ... For the x64 vs th x86 comparisons, you also get more integer registers which reduces the need of the compiler to spill to main memory when it runs out of registers. ...
      (comp.lang.functional)
    • Re: BinaryWrite cause problem with browser Back button
      ... One idea is to store the parameters in the ASP.NET data Cache (and give it a timeout... ... called WebForm1. ... Since the parameter string is sometimes too long for a ...
      (microsoft.public.dotnet.framework.aspnet)