Re: tuning for high connection rates

Philipp Wuensche wrote:
Adrian Chadd wrote:
On 05/12/2007, Philipp Wuensche <cryx-freebsd@xxxxxxx> wrote:

As I understand it, and correct me if I'm wrong, polling helps against
high interrupt rates but for that intel gigabit cards have interrupt
moderation. We don't have a problem with interrupts (20% CPU) at the
moment but with system (100% CPU) as you can see in the system
monitoring graphs. Interrupts sometimes peak at, but usually are under,
the 2k interrupts/sec limit.
Begin by reading up on the hardware profiling support (hwpmc, pmc,
etc) and see if you can get some system and process-specific profiling
information.

Oh interesting stuff, I definitely have to take a look into that. Nice.

Did you make progress on this? I'd like to see a profiling trace from hwpmc, and also from LOCK_PROFILING.

Kris

_______________________________________________
freebsd-performance@xxxxxxxxxxx mailing list
http://lists.freebsd.org/mailman/listinfo/freebsd-performance
To unsubscribe, send any mail to "freebsd-performance-unsubscribe@xxxxxxxxxxx"

Relevant Pages

  • Re: Atmel releasing FLASH AVR32 ?
    ... A dual thread 40 MHz CPU can replace two 20 MHz CPUs. ... that a thread can only run max 1/2 or 1/3rd of the cycles ... switch at the start of the pipeline, ... equivalent to the interrupt latency. ...
    (comp.arch.embedded)
  • [PATCH] Update Documentation/DocBook/kernel-hacking.tmpl
    ... Kernel Hacking. ... not associated with any process, serving a softirq, tasklet or bh; ... For example, while a softirq is running on a CPU, no other ... but a hardware interrupt can. ...
    (Linux-Kernel)
  • Re: race on multi-processor solaris
    ... > want to block if the lock holder is not running. ... and there is a CPU structure for each CPU. ... interrupts") are handled by "interrupt threads", ... Before we set the waiters bit, we grab the lock protecting the lock's ...
    (comp.unix.solaris)
  • Re: Atmel releasing FLASH AVR32 ?
    ... the solution is to have more associativity in the cache. ... in a separate CPU to avoid real time response conflicts and can ... I am saysing that it is cheaper to use asymmetric multithreading ... additional constraint to your "interrupt" system. ...
    (comp.arch.embedded)
  • Re: percentage based CPU scheduling
    ... >> constant background CPU load isn't there. ... > interrupt or another changed something to take it out of the wait state ... processorwhen they start an I/O. ... When next the scheduler kicks-in, ...
    (comp.os.linux.misc)