SUMMARY: 240 vs 280

From: Roy Erickson (erickson_at_pixelmagicfx.com)
Date: 02/24/04

  • Next message: Joseph.Gaude_at_gd-ais.com: "Summary: X-windows" 
    To: <sunmanagers@sunmanagers.org>
Date: Tue, 24 Feb 2004 09:41:32 -0800

    Thanks to -

    Brett Lymn
    Jon Hudson
    Joe Fletcher
    Tim Chipman
    Christophe Dupre
    Francois Dion
    Greg Whynott
    Kevin Counts

    In addition to the number of PCI slots -

    They basically pointed out that the 240 has the Sparc IIIi w/ only 1MB cache
    vs the 480 having the Sparc III w/ 8 MB cache.

    This should not be a big thing for a Samba/Xinet/NFS file server, as opposed
    to it being used for a database server.

    One also pointed out that on the 240 the 4 gig ports ride off of two 33 MHz
    PCI busses vs on the 480 there is one on a 33MHz and 1 on the 66MHz.
    I have seen some performance issues in this area on our 480.

    Thanks all,

    Roy
    _______________________________________________
    sunmanagers mailing list
    sunmanagers@sunmanagers.org
    http://www.sunmanagers.org/mailman/listinfo/sunmanagers

  • Next message: Joseph.Gaude_at_gd-ais.com: "Summary: X-windows"

    Relevant Pages

    • Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this
      ... > So explain this from the Sparc architecture code: ... sparc and sparc64 both have it. ... >> kernel has access to the more efficient cache flushing instructions. ... send the line "unsubscribe linux-kernel" in ...
      (Linux-Kernel)
    • Re: What are the differences between x86 and Sparc
      ... >> XEON or a SPARC ... > know), but with the lower price of Ultras and the higher cache, I felt it ... 2MB of cache on the UltraSPARC IIi is direct mapped, ... (which for bizarre marketing reasons Sun renamed to UltraSPARC IIi) ...
      (comp.unix.solaris)
    • Re: reducing number consing / cache experimental results
      ... it seems to be specific to CMU-CL and Sparc v9. ... In my experiments you have to exceed the L2 cache size to see things ... exceeding L2 cache, ... The last time I ran it with his benchmark ...
      (comp.lang.lisp)
    • Re: Factual Performance of V440 and V490
      ... Actually I doubt how much a dual-pipeline CPU structure of SPARC IV ... SPARC IV CPU installed in V490 only has EXTERNAL L2 cache runs at ... 1/3 speed of the CPU while SPARC IIIi features ON-CHIP L2 cache runs ...
      (comp.sys.sun.hardware)