cpu cache
All, does anyone have a chart with the sizes of level 1 and level 2 cache on
the USII and USIII sparc chips. Thanks in advance,
_______________________________________________
sunmanagers mailing list
sunmanagers@xxxxxxxxxxxxxxx
http://www.sunmanagers.org/mailman/listinfo/sunmanagers
Relevant Pages
- RE: Populating a dictionary, fast [SOLVED]
... vendor_id: AuthenticAMD ... cache size: 512 KB ... address sizes: 40 bits physical, ...
(comp.lang.python) - Re: DFLTPHYS vs MAXPHYS
... sizes above about half the L2 cache size guarantees busting the L2 ... Larger buffer sizes are also bad for latency. ... I see similar behaviour input from a disk file. ... regular file will thrash the L2 cache even if the user buffer size is small, ...
(freebsd-arch) - Re: DFLTPHYS vs MAXPHYS
... comparing to modern memory sizes and data rates. ... It just increases interrupt rates, but I don't think it really need to be so small to improve interactivity now. ... Sure, CPU will invalidate related cache lines, but why it should invalidate everything? ... sizes above about half the L2 cache size guarantees busting the L2 ...
(freebsd-arch) - Re: Ive said it before
... being displayed other than the issue of an easily-corrupted icon cache ... download a file and then look at the file in a finder window so finder ... whose bright idea was it to cache file sizes? ...
(comp.sys.mac.system) - Re: Comparison of cache line sizes
... Athlon and Opteron use 512 bit cache lines and I'm sure a few more. ... many machines use 256 bit cache lines ... It's unusual to see cache line sizes written in bits ... ... I wonder if the Wikipedia article is right. ...
(comp.arch) |
|
