chip multithreading on ultrasparc iv
From: tri (tringuyen99_at_yahoo.com)
Date: 10/22/04
- Next message: Rich Teer: "Re: chip multithreading on ultrasparc iv"
- Previous message: Bill Engel: "Sun User Group in Montreal?"
- Next in thread: Rich Teer: "Re: chip multithreading on ultrasparc iv"
- Reply: Rich Teer: "Re: chip multithreading on ultrasparc iv"
- Reply: Fredrik Lundholm: "Re: chip multithreading on ultrasparc iv"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Date: 22 Oct 2004 11:22:57 -0700
Hi,
The Ultrasparc IV has 2 Ultrasparc III pipeline cores capable of
executing instructions from a separate thread on each core.
Does this mean in one clock cycle, instructions from 2 threads can
execute on the Ultrasparc IV processor?
Does the Ultrasparc IV also maintain architectural states for each
thread?
Thank You,
Tri
- Next message: Rich Teer: "Re: chip multithreading on ultrasparc iv"
- Previous message: Bill Engel: "Sun User Group in Montreal?"
- Next in thread: Rich Teer: "Re: chip multithreading on ultrasparc iv"
- Reply: Rich Teer: "Re: chip multithreading on ultrasparc iv"
- Reply: Fredrik Lundholm: "Re: chip multithreading on ultrasparc iv"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]