Re: chip multithreading on ultrasparc iv
From: Rich Teer (rich.teer_at_rite-group.com)
Date: 10/22/04
- Next message: Fredrik Lundholm: "Re: B1600 Chassis network question"
- Previous message: tri: "chip multithreading on ultrasparc iv"
- In reply to: tri: "chip multithreading on ultrasparc iv"
- Next in thread: David Kanter: "Re: chip multithreading on ultrasparc iv"
- Reply: David Kanter: "Re: chip multithreading on ultrasparc iv"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Date: Fri, 22 Oct 2004 18:30:32 GMT
On Fri, 22 Oct 2004, tri wrote:
> The Ultrasparc IV has 2 Ultrasparc III pipeline cores capable of
> executing instructions from a separate thread on each core.
>
> Does this mean in one clock cycle, instructions from 2 threads can
> execute on the Ultrasparc IV processor?
Yes. Niagra will be able to execute 32 threads simultaneously.
> Does the Ultrasparc IV also maintain architectural states for each
> thread?
Not sure what you're asking here...
-- Rich Teer, SCNA, SCSA, author of "Solaris Systems Programming" President, Rite Online Inc. Voice: +1 (250) 979-1638 URL: http://www.rite-group.com/rich
- Next message: Fredrik Lundholm: "Re: B1600 Chassis network question"
- Previous message: tri: "chip multithreading on ultrasparc iv"
- In reply to: tri: "chip multithreading on ultrasparc iv"
- Next in thread: David Kanter: "Re: chip multithreading on ultrasparc iv"
- Reply: David Kanter: "Re: chip multithreading on ultrasparc iv"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Relevant Pages
|