Re: chip multithreading on ultrasparc iv

From: David Kanter (dkanter_at_gmail.com)
Date: 10/27/04


Date: 27 Oct 2004 13:21:13 -0700

Rich Teer <rich.teer@rite-group.com> wrote in message news:<Pine.SOL.4.58.0410221129030.17681@zaphod.rite-group.com>...
> On Fri, 22 Oct 2004, tri wrote:
>
> > The Ultrasparc IV has 2 Ultrasparc III pipeline cores capable of
> > executing instructions from a separate thread on each core.
> >
> > Does this mean in one clock cycle, instructions from 2 threads can
> > execute on the Ultrasparc IV processor?
>
> Yes. Niagra will be able to execute 32 threads simultaneously.

Each core can simultaneously exec. instructions from a single. So
with two cores, each US-IV device can execute instructions from 2
different threads simultaneously.

Niagara does not execute 32 threads simultaneously. Niagara uses
Switch on Event MultiThreading also known as SoEMT or CMT (Coarse
Multithreading). This is similar to Intel's Montecito, except that
Montecito hosts 2 threads per core, whereas Niagara hosts 4.

Only one thread can use the core at a time, so a Niagara device, with
8 cores, can only execute instructions from 8 different threads at
once.

I suspect you were thinking about what would happen if each Niagara
core used SMT rather than CMT.
 
> > Does the Ultrasparc IV also maintain architectural states for each
> > thread?
>
> Not sure what you're asking here...

There is one thread for each core in the US-IV, so of course it does.
US-IV is exactly like a 2P system on a single chip.

David Kanter
Editor
Real World Technologies



Relevant Pages

  • Re: Itanium exception handling performance
    ... context switch information with a single call since they sized it to be ... operation on Niagara. ... Each of the T1 has 4 hardware threads, the core switches from thread ... If one thread stalls then the remaining 3 threads see a 400Mhz ...
    (comp.os.vms)
  • Re: multicore lisp?
    ... -- I'm more interested in the number of simultaneous execution units ... In fact you can get Niagara II systems (badged as ... I've always liked Sun hardware. ... core Sun is so juicy, that it could convince me to settle for an Intel ...
    (comp.lang.lisp)
  • Re: 16-Core, 16-Thread RISC Processor: how good is it?
    ... Could it be useful for building PFLOPS-level supercomputers ... If it is anything like the Niagara 2, now on sale as the UltraSPARC T2, ... threads per core, but only one FPU per core. ...
    (comp.arch)
  • Re: Sun Completes Design Tape-Out for Next-Generation, Breakthrough UltraSPARC T2 CoolThread
    ... that applies as ISTR that was the one major drawback with the US-T1. ... Niagara 2 has an FPU for each core, so I think FP performance should ...
    (comp.unix.solaris)
  • Re: Dual or 8 core CPU
    ... I do not remeber about Power, but UltraSparc T1 is counted by Oracle ... as 0.25 per core - so you need two licenses for all 8 cores. ...
    (comp.unix.solaris)