What kind of memory goes in a A1000?

From: dpotvin (dpotvin_at_etfsinc-dot-com.no-spam.invalid)
Date: 10/27/04 

Date: 27 Oct 2004 17:08:17 -0400

Does anybody knows what kind of memory goes in a SUN StorEdge A1000
for the data cache ?
I need to get 2x8Meg, I know it is 72 pins SIMMs, I know I need ECC
but
I don't know anything else like speed or volts!

Thanks.

Relevant Pages

  • Re: What kind of memory goes in a A1000?
    ... >Does anybody knows what kind of memory goes in a SUN StorEdge A1000 ... >for the data cache? ... Fredrik Lundholm dol @ ce.chalmers.se ...
    (comp.sys.sun.hardware)
  • Re: Memory management
    ... The real problem for me is that I would like to use the data cache in the ... ARM but it require the MMU to be enabled ... and MMU requires some RAM for working. ... I understand caching and memory protection are similar in some points but I ...
    (comp.arch.embedded)
  • Re: PPC405 32 bit aligned accesses
    ... If the data cache is in write-back mode and is turned on for a certain memory region you will not see byte, ... You can do that with a small program running from BRAM and the jump to the entry point of the application in the DDR2 memory. ... Linux uses the MMU to set up cacheable regions, ie. it will/may put descriptors into uncacheable areas. ...
    (comp.arch.fpga)
  • Re: PPC405 32 bit aligned accesses
    ... If the data cache is in write-back mode and is turned on for a certain memory region you will not see byte, ... You can do that with a small program running from BRAM and the jump to the entry point of the application in the DDR2 memory. ... Linux uses the MMU to set up cacheable regions, ie. it will/may put descriptors into uncacheable areas. ...
    (comp.arch.fpga)
  • Re: Architectures with strict alignment?
    ... value from memory, ... will take an alignment exception, ... and only if the OS or the application has provided the handler. ... the data cache was disabled (the 970's hardware misalignment handler ...
    (freebsd-hackers)