Re: hi i need help

In article
<407a2d32-8c54-4d90-ab3b-50dcace72de8@xxxxxxxxxxxxxxxxxxxxxxxxxxx>,
devesh <deveshjk@xxxxxxxxx> wrote:

hi all ,
when i use the make file given below i get the warning message..
clock skew detected your build may be incomplete.how can i remove
this warning
pls help me..

the make file which i use is ...


obj-M:=hello.o
all:
make -C/lib/modules/$(shellUname-r)/build M=$(PWD)modules
clean:
make -C/lib/modules/$(shellUname-r)/build M=$(PWD)clean


thanks in advance..

This happens when you're using a network file server, and the clock on
your client machine is behind the clock on the server. Make reports
this error if the timestamp on one of the files is in the future.

Use NTP to synchronize all your clocks.

--
Barry Margolin, barmar@xxxxxxxxxxxx
Arlington, MA
*** PLEASE don't copy me on replies, I'll read them in the group ***
.

Relevant Pages

  • Re: Hockey better than baseball tv package
    ... >> Football is also the only sport where rules call for mandatory ... >> timeouts,the two minute warning at each half. ... Actually, basketball also has mandatory time outs, typically called ... >> even in he 50's the stadium clock was not official. ...
    (rec.sport.baseball)
  • Re: W32Time Event Type: Warning
    ... You may periodically receive this warning. ... I believe the computer's internal clock still displays the correct time ... until the servers finally synchronize. ... Double-click the clock> select the 'Internet Time' tab. ...
    (microsoft.public.windowsxp.general)
  • Xilinx: WARNING:PhysDesignRules:372 (What the heck?)
    ... I have a generic library which will generate a clock of a particular ... generate the transmit and receive clock signals like this ... rs232_tx_clk: entity clkdiv ... There is no warning for the 'rx_clk' signal, and if I change the 'n' ...
    (comp.arch.fpga)
  • ASUS A8N-E - Warning Msg from nVidia nTune Utility
    ... Have a newly completed A8N-E system with nVidia nForce Ultra chipset. ... When I open the nVidia nTune Utility, ... Warning: Your PCI clock is currently set to track the HT bus. ...
    (alt.comp.periphs.mainboard.asus)
  • Re: Warning LIT:176, DCM in Virtex 4?
    ... I'm also receiving this similar warning: ... WARNING:PhysDesignRules:372 - Gated clock. ... This is not good design ... Use the CE pin to control the loading of data into the flip-flop. ...
    (comp.arch.fpga)