SS5 RTC question

For the last few years my SS5's clock has not tracked time while the machine
has been turned off. To mitigate this I've started running ntpdate at boot
time to make sure the system clock is reasonably accurate. I'm sure the
battery in my RTC is dead, it's the only thing I can think of that would
cause the machine to not keep time while powered down. But, to add a bit of
confusion I still have all of my system's settings (HOSTID, MAC) and boot
comes up clean with no errors. The PROM and NVRAM appear to be seperate
chips, which might explain why time does not pass, but the system knows who
it is.

(boot output, 'x'ed where needed)
SPARCstation 5, No Keyboard
ROM Rev. 2.15, 96 MB memory installed, Serial #xxxxxxx.
Ethernet address x:x:xx:xx:xx:xx, Host ID: xxxxxxxx.

Rebooting with command:
Boot device: /iommu/sbus/espdma@5,8400000/esp@5,8800000/sd@3,0:a File and
args:

SunOS Release 5.8 Version Generic_117350-45 32-bit
Copyright 1983-2003 Sun Microsystems, Inc. All rights reserved.
configuring IPv4 interfaces: le0.
Hostname: melchior
The system is coming up. Please wait.
checking ufs filesystems
/dev/rdsk/c0t3d0s4: is logging.
/dev/rdsk/c0t3d0s7: is logging.
IP Filter: attach to [le0,0] - IPv4
IP Filter: v3.4.35, attaching complete.
filter sync'd
Set 0 now inactive
filter sync'd
starting rpc services: rpcbind done.
Setting netmask of le0 to 255.255.255.xxx
Setting default IPv4 interface for multicast: add net 224.0/4: gateway
melchior
Starting Apache 2.2
Starting SSH
Synching Time
syslog service starting.
Print services started.
volume management starting.
The system is ready.

xxxxxxxx console login:



.

Relevant Pages

  • Re: XilinxSystemGenerator and Simulink
    ... When I run the simulation I never get past the 0ps point and I get the ... Yesterday by editing the config.m file for the filter I eventually got ... the 200KHz clock that the same indeterminate Boolean value error occurred!. ... I've been working on a simulink model built using the Xilinx Blockset ...
    (comp.arch.fpga)
  • Re: frequency adjusting only
    ... The clock filter, which I call a minimum filter, selects from the last eight samples the one with minimum delay. ... Since the reference clock delay is always zero, the algorithm selects the most recent sample and the filter is effectively out of the loop. ... When you come right down to it and scrape the barnacles away, both NTP and PTP use the same four-timestamp protocol, although NTP is symmetric ...
    (comp.protocols.time.ntp)
  • Re: XilinxSystemGenerator and Simulink
    ... I've been working on a simulink model built using the Xilinx Blockset to ... try to verify the function of an interplation filter made from the MacFir ... The Modelsim simulation of the whole VHDL coded system seems to be ... The system clock in the "real" VHDL system is ...
    (comp.arch.fpga)
  • Re: XilinxSystemGenerator and Simulink
    ... When I run the simulation I never get past the 0ps point and I get the ... Yesterday by editing the config.m file for the filter I eventually got ... the 200KHz clock that the same indeterminate Boolean value error occurred!. ... I've been working on a simulink model built using the Xilinx Blockset ...
    (comp.arch.fpga)
  • Welcome screen-black-reboot
    ... Boot Boot Bus Extender 1 ACPI Microsoft ACPI Driver ... Boot System Bus Extender 6 Compbatt Microsoft Composite Battery Driver ... Boot FSFilter System Recovery 4 sr System Restore Filter Driver ...
    (microsoft.public.windowsxp.perform_maintain)